



**Europäisches
Patentamt**

**European
Patent Office**

**Office eur péen
des brevets**

Q77335
1081

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-
gen stimmen mit der
ursprünglich eingereichten
Fassung der auf dem näch-
sten Blatt bezeichneten
europäischen Patentanmel-
dung überein.

The attached documents
are exact copies of the
European patent application
described on the following
page, as originally filed.

Les documents fixés à
cette attestation sont
conformes à la version
initialement déposée de
la demande de brevet
européen spécifiée à la
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02360288.1

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

DEN HAAG, DEN
THE HAGUE, 15/11/02
LA HAYE, LE



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

Blatt 2 der Bescheinigung
Sheet 2 of the certificate
Page 2 de l'attestation

Anmeldung Nr.:
Application no.:
Demande n°: 02360288.1

Anmeldetag:
Date of filing:
Date de dépôt: 21/10/02

Anmelder:
Applicant(s):
Demandeur(s):
ALCATEL
75008 Paris
FRANCE

Bezeichnung der Erfindung:
Title of the invention:
Titre de l'invention:

A phase shifted binary transmission encoder, a phase modulator, and an optical network element for encoding phase shifted binary transmission

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat:
State:
Pays:

Tag:
Date:
Date:

Aktenzeichen:
File no.
Numéro de dépôt:

Internationale Patentklassifikation:
International Patent classification:
Classification internationale des brevets:

/

Am Anmeldetag benannte Vertragsstaaten:
Contracting states designated at date of filing:
Etats contractants désignés lors du dépôt:

AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR

Bemerkungen:
Remarks:
Remarques:

**A PHASE SHIFTED BINARY TRANSMISSION ENCODER, A
PHASE MODULATOR, AND AN OPTICAL NETWORK
5 ELEMENT FOR ENCODING PHASE SHIFTED BINARY
TRANSMISSION**

BACKGROUND OF THE INVENTION

Field of the Invention

- 10 The present invention relates to a phase modulator for frequencies higher than 10 GHz. More precisely the invention relates to a phase shifted binary transmission encoder including an exclusive or gate and flip-flops.

Background

- Optical networks face increasing bandwidth demands and diminishing fiber
15 availability. Based on the emergence of the optical layer in transport network optical networks provide higher capacity and reduced cost. As with any new technology, many challenges arise. Higher spectral densities require a modulated signal spectrum to be narrowed to leave room for filtering. Therefore research is conducting on new modulation
20 formats that combine good transmission properties with higher spectral efficiency. The so-called Phase Shifted Binary Transmission (PSBT), based on a combination of amplitude and phase modulation doubles tolerance to chromatic dispersion and halves the spectrum width of individual channels.

Implementing PBST requires fast phase modulators. As input of a phase modulator a signal coded in phase shifted binary transmission (PSBT) mode is necessary.

- 5 In order to realize such modulation fast circuitries are need encoding a binary signal. A phase modulation or phase shift keying is a modulation where frequency and amplitude are both kept constant. However, the phase of the signal is shifted to signify logic 0 and 1.
- 10 The encoding principle to be realized by this invention is shown in **Figure 1**. There a time diagram is shown illustrating the coding. A binary data stream In-Th has to be encoded into an binary output data stream Out-Th. The output stream has to change its logical value whenever the input stream is on logic 1. The figure shows the encoding of the bit sequence
15 0100110. The vertical dashed lines frame the duration of a input bit. The 1s changing the output level from 1 to 0 or from 0 to 1.

- Figure 2** shows two prior art circuitries for phase shifted binary transmission encoding. An exclusive or gate XOR with feedback normally is
20 used. The feedback signal is to be delayed by exactly one bit length. Such delay either is performed by a delay element ΔT or by a flip-flop FF1 clocked with a frequency corresponding to the bit rate.

- The circuit comprising the delay element ΔT illustrates the coding rule. This
25 circuit is not suited for on-chip solutions due to technological delay variations. For discrete realizations the delay has to be adjusted very exactly when the bit-rate is high

The circuit comprising the two flip-flops FF1 and FF2 being one edge triggered D flip-flops take the input signal exactly with the raising edge of the clock signal Clk. Due to the delay of the exclusive or gate XOR the second input of the upper flip-flop FF1 is at the rising edge time not
 5 available; the past result OUT_FF is stored. This results in a delay of the duration of one bit.

The used one-edge triggered D flip-flops FF1 and FF2 are shown in detail in prior art **Figure 3**. There the symbol with the inputs D and C and the
 10 output Q, in the upper right is decomposed using logic gates.

Facing the problem of realizing a fast phase shifted binary transmission one is confronted with prior art circuitries being either are too inexact or too slow. The delay of the feedback is to be very short, but nevertheless quite
 15 exact. Delay elements are inexact due to technological variations and flip-flops are too slow.

BRIEF DESCRIPTION OF THE INVENTION

In order to ensure the operation of a phase shifted binary transmission
 20 coder, the input signal too is to be read in via a transparent D flip-flop. The maximal codable bit rate is limited by the delay in the exclusive or gate. The read-in pulse of the transparent D flip-flops is to lie within one bit of the input signal and is to be shorter than the delay within the exclusive or gate. The basic idea behind this invention is to use transparent D flip-flops
 25 instead of one edge triggered D flip-flops. Transparent D flip-flops shown e.g. in Figure 5 and 6, are primitive flip-flops having the property when the input C which is the input below the dashed line, is 0 holding the output Q

and when the clock input C is 1 propagating the changes on the input D above the dashed line immediately.

- 5 The delay of a one-edge triggered D flip flop is larger than the delay of a simple transparent D flip flop, shown in prior art Figure 5 and 6 due to the fact that the circuit depth of a one-edge triggered D flip flop is larger than that of a transparent D flip-flop. Hence the maximum bit rate of the circuit using transparent D flip flops instead of the more complex one-edge
10 triggered D flip-flops is larger.

Prior art **Figure 5** shows the symbol and the circuit composition of a transparent D flip-flop according to Figure 3. Prior art **Figure 6** shows a technical realization of a transparent D flip-flop accordingly.

15

- The basic idea behind this invention is to use transparent D flip-flops instead of one edge triggered D flip-flops. Transparent D flip-flops shown e.g. in Figure 5 and 6, are primitive flip-flops having the property when the input C which is the input below the dashed line, is 0 holding the output Q
20 and when the clock input C is 1 propagating the changes on the input D above the dashed line immediately.

OBJECTS AND ADVANTAGES OF THE INVENTION

- The invention is a **Phase Shifted Binary Transmission Encoder** with a
25 data input and a data output, where the Phase Shifted Binary Transmission Encoder includes an exclusive or gate having two inputs and an output, the output of the exclusive or gate being the output of the Phase Shifted Binary Transmission Encoder, where one input of the exclusive or gate is

connected with the output via a first flip-flop and the other input of the exclusive or gate is connected with the data input via a second flip-flop, both flip-flop being connected with a clock input, **characterized in that** the flip-flops are transparent D flip-flops.

5

Furthermore the invention is a **Phase Modulator** comprising the Phase Shifted Binary Transmission Encoder and an **Optical Network Element** comprising such a phase modulator for phase shaped binary transmission.

10

Accordingly, it is an object and advantage of the present invention to encode high bit-rates, e.g. greater than 10 GBit/s. A clock signal corresponding to the bit rate is necessary having 40 GBit/s, i.e. 40 GHz.

15 Another advantage of the present invention is that the delay is independent from the bit rate, i.e. the circuitry operates over a large frequency range.

These and many other objects and advantages of the present invention will become apparent to those of ordinary skill in the art from a consideration
20 of the drawings and ensuing description.

BRIEF DESCRIPTION OF THE FIGURES

Figure. 1 is a schematic drawing of encoding a signal using phase shifted
25 binary transmission.

Figure. 2 is a schematic drawing of prior art circuitries.

Figure . 3 is a schematic drawing of a prior art circuitry of a one edge triggered D flip-flop.

Figure. 3 is a schematic drawing of the circuitry according to the
5 invention.

Figure. 4 is a schematic drawing of a prior art circuitry of a transparent D flip-flop.

10 **Figure. 5** is a schematic drawing of a prior art circuitry of a technical realization of a transparent D flip-flop.

Figure. 6 is a schematic drawing of a time diagram illustrating the function of the circuitry according to the invention.
15

DETAILED DESCRIPTION OF THE INVENTION

Those of ordinary skill in the art will realize that the following description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the invention will readily suggest
20 themselves to such skilled persons from an examination of the within disclosure.

Figure. 4 shows the circuitry according to the invention. The circuitry comprises an exclusive or gate XOR and two transparent D flip-flops, an
25 upper transparent D flip-flop L1 and a lower transparent D flip-flop L2. The circuitry has in input In, a clock input Clk, and an output Out.

The clock input Clk is connected with the transparent D flip-flop clock input C of both transparent D flip-flops L1 and L2. The input In is connected with the input D of the lower transparent D flip-flop L2. The lower transparent D flip-flop L2 has the lower transparent D flip-flop output B. The output Out is connected with the input D of upper transparent D flip-flop L1. The upper transparent D flip-flop has the upper transparent D flip-flop output A. Both transparent D flip-flop outputs A and B are connected with the exclusive or gate XOR. The output of the exclusive or gate XOR is the output Out of the circuitry.

10

Figure. 7 shows a coordinated time diagram of the circuitry shown in Figure 4. Signal values for the input In, the clock Clk, the intermediate transparent D flip-flop outputs, the lower transparent D flip-flop output B, and the lower transparent D flip-flop output A, and the output Out. There are five points on the x-axis T; the first time point t1, the second time point t2, the third time point t3, the fourth time point t4, and the fifth time point t5.

The signal values correspond to logical values 0 and 1 as indicated on the y-axis in the figure. The diagram shows the encoding of the bit sequence 0100110. The vertical dashed lines illustrate triggering time points.

At a first time point t1 the input signal In is 1 and the state of the transparent D flip-flops is such that the lower transparent D flip-flop output B and the upper transparent D flip-flop output A is 1. Since the clock Clk is 0 the transparent D flip-flop outputs A and B and the output Out do not change. When the clock Clk changes to 1 at the second time point t2, after a first delay d1, the transparent D flip-flop's latency, the output value B of the lower transparent D flip-flop is 1. The upper transparent D flip-flop output A remains on 0 since the input value Out of the upper transparent D

25

flip-flop L1 did not change. At the third time point t_3 , the clock Clk falls on 0, ensuring that the outputs of the transparent D flip-flops are stable; the upper transparent D flip-flop output A is 0, the lower transparent D flip-flop output is 1. Then, after a second delay d_2 , the gate latency, the exclusive or gate produces an 1 at the output Out.

At the fourth time point t_4 , the input In falls on 0 having no effect on the output Out since the transparent D flip-flops' state remain. Raising the clock Clk at the fifth time point t_5 has the effect that the inputs of the transparent D flip-flops are propagated to the outputs of the transparent D flip-flops, i.e. after the a short delay, the same as the first delay d_1 , the lower transparent D flip-flop output B falls on 0 and the upper transparent D flip-flop output A raises on 1. The change of both input of the exclusive or gate XOR has no effect on the result, hence after a stable input at the last labeled time point t_6 , ensured by the clock value 0, and after a delay corresponding to the second delay d_2 , the output Out remains 1.

To ensure the correct functionality the duration Δt_p when the clock Clk is 1 should be less than the delay d_2 of the exclusive or gate XOR. Furthermore it is preferable to place the clock pulse within a bit time interval Δt_b as indicated in figure 4.

Alternative Embodiments

Although illustrative presently preferred embodiments and applications of this invention are shown and described herein, many variations and modifications are possible which remain within the concept, scope, and spirit of the invention, and these variations would become clear to those of skill in the art after perusal of this application.

Although original designed for optical transmission and realization by integrated circuits, the invention can be used with any type for signal encoding. For instance it might be useful to combine multiple phase shifted binary transmissions with a phase delay by reusing the invention in a

5 cascaded way.

Claims

What is claimed is

1. A **Phase Shifted Binary Transmission Encoder** with a data input (In)
5 and a data output (Out), where the Phase Shifted Binary Transmission
Encoder includes an exclusive or gate (XOR) having two inputs (A, B) and
an output (Out), the output of the exclusive or gate (XOR) being the output
(Out) of the Phase Shifted Binary Transmission Encoder, where one input (A)
10 of the exclusive or gate (XOR) is connected with the output (Out) via a first
flip-flop (L1) and the other input (B) of the exclusive or gate (XOR) is
connected with the data input (In) via a second flip-flop (L2), both flip-flop
(L1, L2) being connected with a clock input (Clk), **characterized in that**
the flip-flops are transparent D flip-flops.
 - 15 2. A **Phase Modulator** comprising the Phase Shifted Binary Transmission
Encoder according to claim 1.
 3. An **Optical Network Element** comprising a phase modulator according
to claim 2 for phase shaped binary transmission.
- 20

Abstract

The invention relates to a Phase Shifted Binary Transmission Encoder with data input (In) and data output (Out), where the Phase Shifted Binary Transmission Encoder includes an exclusive or gate (XOR) having two inputs (A, B) and one output (Out), the output of the exclusive or gate (XOR) being the output (Out) of the Phase Shifted Binary Transmission Encoder, where one input of the exclusive or gate (XOR) is connected with the output (Out) via a first delaying element (L1) and the other input (B) of the exclusive or gate (XOR) is connected with the data input (In) via a second delay element (L2), both delaying elements (L1, L2) being connected with a clock input (Clk), wherein the delay elements are transparent D flip-flops. Furthermore the invention relates to a **Phase Modulator** and an **Optical Network Element** for phase shaped binary transmission.

(Figure 4)




Figure 1






Figure 2, Prior Art



16.09.2002 ZPL/MH

**Figure 4**




Figure 5, Prior Art



6




Figure 6, Prior Art




Figure 7

